Circuit Folding: From Combinational to Sequential Circuits

Presenter: Po-Chun Chien Advisor: Jie-Hong Roland Jiang ALCom Lab

Graduate Institute of Electronics Engineering Department of Electrical Engineering National Taiwan University

Outline

\Box Introduction

- \square Time-frame Folding (TFF)
	- state identification & transition reconstruction
- **□** Time Multiplexing via Circuit Folding
	- structural method
	- **F** functional method based on TFF
- **O** Experiments
	- TFF for circuit compaction
	- structural vs. functional method
- **O** Conclusions & Future Work

INTRODUCTION

Circuit Folding Illustration

□ Circuit folding is a process of transforming a combinational circuit c_c into a sequential circuit c_s , which after time-frame expansion, is functionally equivalent to c_c .

 \blacksquare TFU, or time-frame expansion ■ A technique often used in ATPG, BMC

□ An example sequential circuit

Sequential circuit s27

□ Expand 3 time-frames

Regular duplication

with flip-flops from consecutive time-frames connected

□ Expand 3 time-frames

with initial state propagation and simplification

$$
y^{1} = f(X^{1})
$$

$$
y^{2} = g(X^{1}, X^{2})
$$

$$
y^{3} = h(X^{1}, X^{2}, X^{3})
$$

Can we reverse it? Iterative form

Motivation of TFF

- \Box In model-based testing of software systems [1, 2], one may be asked to compute synchronizing, distinguishing, or homing sequences.
- \Box These problems can be formulated as quantified Boolean formula (QBF) [3, 4] solving of strategy derivation.
- The derived strategy corresponds to a large **(iterative) combinational circuit.** However, it can be alternatively represented **more compactly by a sequential circuit**.
- \Box How can one reconstruct a sequential circuit from an iterative combinational circuit?

TFF Formulation

\blacksquare TFF is a reverse operation of TFU

Given: a k-iterative combinational circuit

Goal: obtain a sequential circuit that

- is equivalent within bounded k time-frames
- has minimized finite state machine (FSM)

(no assumption is made on the circuit structure except for the iterative form)

Extension for General Circuits

 \Box Time-frame folding is a special case of circuit folding, as it only works for iterative circuits.

 \Box Therefore, we extend the concept of "folding" for general combinational circuits to achieve **time multiplexing** in FPGAs.

Multi-FPGA System

■ Multi-FPGA boards are commonly used for system emulation [5] and prototyping.

FPGA I/O bottleneck

ratio of FPGA logic capacity over I/Os [6]

 \rightarrow I/Os become scarce resources

Time Division Multiplexing (TDM)

 \Box The system requires 2 separate clocks.

Time Multiplexing Motivation

■ Instead of **increasing the effective I/O pins**, we try to **decrease the required input pin** by folding the circuit.

Time Multiplexing Formulation

- \Box Given a combinational circuit C_c with n inputs and m outputs, and a folding number T , we are asked to fold C_c into a sequential circuit c_s , which
	- **has** n/T **inputs** and less than m outputs
	- \blacksquare after expanding for T time-frames, becomes functionally equivalent to c_c under proper association of their inputs and outputs.

TIME-FRAME FOLDING

Recall: TFF Formulation

\blacksquare TFF is a reverse operation of TFU

Given: a k-iterative combinational circuit

Goal: obtain a sequential circuit that

- is equivalent within bounded k time-frames
- has minimized finite state machine (FSM)

(no assumption is made on the circuit structure except for the iterative form)

Computation Flow

State Identification

E Functional decomposition [8, 9]

 X_{λ} : bound set, X_{μ} : free set

BDD-based decomposition

 \Box State set S^t reached at t^{th} time-frame is determined by $Y^{t+1}, Y^{t+2}, ..., Y^T$

State Identification

 \blacksquare S^t derivation

State Identification

a cell

\blacksquare Partition refinement

■ Hyper-function encoding [10]: E.g. for a multi-output function

 $F(X) = \{f_1(X), f_2(X), f_3(X), f_4(X)\}\$

introduce $A = {\alpha_1, \alpha_2}$ to encode F into

 $h(X, A) = \overline{\alpha_1} \, \overline{\alpha_2} f_1 + \overline{\alpha_1} \alpha_2 f_2 + \alpha_1 \overline{\alpha_2} f_3 + \alpha_1 \overline{\alpha_2} f_4$

single-output functional decomposition algorithm can then be applied.

State Identification

□ s27 example revisited

Transition Reconstruction

\Box Find the transition between state pairs

Transition Reconstruction

■ For each pair of state (q_i^{t-1}, q_j^t) in adjacent 2 time-frames:

Input transition condition:

$$
\varphi_{i,j}^t = \underbrace{\exists X^1, \dots, X^{t-1}}_{\text{max}} \cdot \underbrace{\tau_{q_i^{t-1}} \wedge \tau_{q_j^t}}_{\text{max}}
$$

global \rightarrow local info. $\qquad \qquad$ paths to q_j^t through q_i^{t-1}

Output transition response

$$
\psi_{i,k}^t = \exists X^1, \dots, X^{t-1}. \tau_{q_i^t} \wedge y_k^t
$$

State Minimization

□ s27 example revisited

State Encoding

- \blacksquare Encode each state in the state set Q with actual bits, 2 schemes are applied:
	- **Natural Encoding with** $\lceil log(|Q|) \rceil$ **bits**
	- \blacksquare One-hot encoding with $|Q|$ bits, each of which represents a state in Q.

CIRCUIT FOLDING FOR TIME MULTIPLEXING

Recall: Time Multiplexing Formulation

- \Box Given a combinational circuit $\mathcal{C}_{\mathcal{C}}$ with n inputs and m outputs, and a folding number T , we are asked to fold C_c into a sequential circuit c_s , which
	- **has** n/T **inputs** and less than m outputs
	- \blacksquare after expanding for T time-frames, becomes functionally equivalent to c_c under proper association of their inputs and outputs.

Structural Method

Structural Method

 \Box 3-adder example $(T = 3)$

Structural Method

□ A little improvement

□ Computation flow

D Pin scheduling heuristic:

Convert the given combinational circuit into pseudo-iterative form.

- output pin scheduling
- **n** input pin scheduling

Output pin scheduling

1. sort the outputs according to their support sizes in an ascending order.

\Box Output pin scheduling

2. determine the iteration of each output to be scheduled at.

#input of the folded circuit $= 2$

output	S_0	S_1	S_2	c_{out}
support	a_0 , b_0		a_0 , b_0 , a_1 , $b_1 \mid a_0$, b_0 , a_1 , b_1 , a_2 , $b_2 \mid a_0$, b_0 , a_1 , b_1 , a_2 , b_2	
support	2/2	4/2	6/2	6/2
iteration				

Output pin scheduling

3. null outputs insertion.

\Box Input pin scheduling

schedule the inputs according to the outputs.

O FSM construction & minimization

EXPERIMENTS

Setup

- \Box Implemented in C++ within ABC [12] and used CUDD [13] as the underlying BDD package.
- Environment: Intel(R) Core(TM) i7-8700 3.20GHz CPU and 32GB RAM
- **□** Benchmark circuits: ISCAS, ITC, MCNC(LGSynth), LEKO/LEKU, Adder, and EPFL

TFF - Setup

\blacksquare Benchmark circuits

- **Unfolded ISCAS/ITC circuits**
- QBF solving of homing sequence [4]
- 300s timeout limit on FSM construction and minimization, individually

D Number of states

b07 b18 s499 s832 s1494 s15850

: #state **before** minimization : #state **after** minimization

#state vs. #time-frame.

\blacksquare Total runtime

runtime vs. #time-frame. Time-Fold

MeMin

Results on folding with "fixed points" reached.

Structural Method - Setup

impose the input pin count limitation to 200 [14]

Structural Method - Results

Functional Method - Setup

- \Box 11 benchmark circuits, each folded by 4, 8 and 16 time-frames
- **□ 300s timeout limit on FSM construction** and minimization, individually

Functional Method - Results

■ 29 out of 33 cases done within time limit

Comparison of the 2 Methods

Structural

- fast and efficient
- higher circuit complexity

Functional

- high computational cost
- **lacks FF and LUT usage**

Is it possible to combine the advantages of the 2 methods?

Hybrid Method

A case study on C7552

hierarchical structure of C7552

Hybrid Method

■ C7552 could not be folded by the functional method within timeout limit.

 \blacksquare The hybrid method achieved **55.26%** and **28.81%** reduction in flip-flop and LUT usage over the structural method.

CONCLUSIONS & FUTURE WORK

Conclusions

 \Box We have formulated and provided algorithmic solutions to

■ time-frame folding (TFF)

■ time multiplexing in FPGAs

 \blacksquare The experimental results demonstrated

- \blacksquare the circuit compaction ability of TFF
- \blacksquare the scalability of the structural method, the optimization power of the functional method, and the potential of the hybrid method that can achieve the advantages of the 2
- \Box The proposed methods can be applied to
	- sequential synthesis of bounded strategies
	- alleviate the I/O-pin bottleneck of FPGAs
	- **u** various tasks in logic synthesis

Future Work

- \Box We would like to fully automate the hybrid folding method. In the case study we conducted, we relied on the given high-level hierarchical design and manually partitioned the circuit into smaller modules. Therefore, it would be more desirable if the partitioning could be done automatically from a flattened gate-level logic netlist.
- \Box In addition, we would like to investigate other functional decomposition techniques to help mitigate the high computational cost of BDDbased operations.

THE END